New
v0.37.0
- Fix new
mismatched-lifetime-syntaxeslint warnings - Adapt RISC-V specific codegen for
riscv-peripheralv0.3.0 rework - Include
riscv-peripheralperipherals inPeripheralsstruct repr(transparent)for field wrapper- Ensure
__INTERRUPTSare#[no_mangle]on Xtensa. - Add
base_isafield toriscv_configto allow theriscv_rt::core_interruptmacro to properly generate start trap assembly routines in vectored mode. - Add
editionflag